<table>
<thead>
<tr>
<th><strong>D5.6</strong></th>
<th><strong>Implementation of multi-level scheduler for executing FMUs in parallel with suitable data transfer</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Access</strong>:</td>
<td>PU</td>
</tr>
<tr>
<td><strong>Type</strong>:</td>
<td>Report</td>
</tr>
<tr>
<td><strong>Version</strong>:</td>
<td>1.0</td>
</tr>
<tr>
<td><strong>Due Dates</strong>:</td>
<td>M36</td>
</tr>
</tbody>
</table>

**Executive summary**: This report describes several master algorithms for co-simulation based on the Functional Mockup Interface (FMI) standard. In particular it presents an algorithm for parallel multi-rate real-time co-simulation which uses a channel based communication concept.

---

1. Access classification as per definitions in PCA; PU = Public, CO = Confidential. Access classification per deliverable stated in FPP.
2. Deliverable type according to FPP; note that all non-report deliverables must be accompanied by a deliverable report.
3. Due month(s) according to FPP.
4. It is mandatory to provide an executive summary for each deliverable.
## Deliverable Contributors:

<table>
<thead>
<tr>
<th>Name</th>
<th>Organisation</th>
<th>Primary role in project</th>
<th>Main Author(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Deliverable Leader</strong></td>
<td>Bernhard Thiele</td>
<td>Linköping University (LiU)</td>
<td>FMI, Real-Time</td>
</tr>
<tr>
<td><strong>Contributing Author(s)</strong></td>
<td>Adrian Pop</td>
<td>RISE SCISEast</td>
<td>WP5 Leader</td>
</tr>
<tr>
<td>Magnus Eek</td>
<td>SAAB</td>
<td>WP1 Leader</td>
<td></td>
</tr>
<tr>
<td>Lena Buffoni</td>
<td>LIU</td>
<td>WP4 Leader</td>
<td></td>
</tr>
<tr>
<td>Martin Sjölund</td>
<td>LIU</td>
<td>WP3 Leader</td>
<td></td>
</tr>
<tr>
<td>Robert Hållquist</td>
<td>SAAB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Document History:

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Reason for change</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>2018-11-23</td>
<td>Full draft</td>
<td>Draft</td>
</tr>
<tr>
<td>1.0</td>
<td>2018-12-03</td>
<td>Final version</td>
<td>Released</td>
</tr>
</tbody>
</table>

5. Indicate Main Author(s) with an “X” in this column.
6. Person(s) from contributing partners for the deliverable, expected contributing partners stated in project proposal.
7. Typically person(s) with appropriate expertise to assess deliverable structure and quality.
## Contents

1 Introduction 5

2 FMI for Co-Simulation 6
   2.1 Overview ................................................. 7
   2.2 Formalized Notation ...................................... 10

3 Deterministic Composition of Hybrid Co-Simulations 10
   3.1 Scheduling the Access to Input and Output Ports .............. 12
   3.2 Rollback Master Algorithm .................................. 12

4 Parallel simulation 13
   4.1 Overview .................................................. 13
   4.2 Multi-Rate Master Algorithm ................................. 15
   4.3 Parallel Multi-Rate Master Algorithm ........................ 16
   4.4 Implementation ............................................. 17

5 Conclusion 18

A Parallel Multi-Rate Master Algorithm using Atomic Operations 21

References 25
1 Introduction

The use of virtual prototyping methods in product development has become an indispensable tool to manage the complexity of competitive modern products and industrial processes. Modeling the dynamic behaviour of such products and processes often requires considering systems that are composed of physical subsystems (from different physical domains) together with computing and networking. These kinds of systems are nowadays often termed Cyber-Physical Systems (CPS). In general these products critically rely on software to provide their functionality. However, the development and validation of such software functions is tightly interleaved with the behavior of the interacting physical systems. Hence, it is no longer sufficient to develop self-contained software components without adequately accounting for more global system interactions.

The Modelica language, [Fri14], allows to integrate discrete-time dynamics (embedded control software) and continuous-time dynamics (process behaviour). However, a frequent problem in larger industrial projects is that although component level models are available, it is a big hurdle to integrate them in larger system simulations. This is because different development groups and disciplines, e.g., electrical, mechanical, hydraulic, software, etc., often use, and are required to do so, their own approach and tools for modeling and simulation.

To improve interoperability of behavioral models the MODELISAR project\(^9\) (initiated by the Daimler AG) developed the Functional Mock-up Interface (FMI) as a standardized exchange format for behavioral models. Figure 1 illustrates the basic concept: Model components are exported as Functional Mock-up Units (FMUs) from their respective discipline specific tool, another simulator tool can import the FMUs and integrate them into a Functional Mock-up using a suitable master algorithm for coupling the individual units. In October 2014 an improved version (FMI v2.0) was released to the public [FMI14]. The FMI technology experienced a formidable market uptake and is nowadays supported by more than 100 tools (https://www.fmi-standard.org/), among them OpenModelica.

![Figure 1: Model integration using FMI](https://www.fmi-standard.org/).

The motivation behind FMI is easily understood, however, coupling different simulator codes is a major challenge and an active research area. Modular simulation of a global system by

coupling different simulator codes may easily result in an unstable integration or may require proceeding in prohibitive small time steps [SA12]. Successful co-simulation needs

(a) a suitable module interface (this is what FMI standardizes) and

(b) a suitable master algorithm for coupling the modules (not standardized in FMI).

In previous work, Transmission Line Modeling (TLM) was integrated as one possible approach to co-simulation in OpenModelica [SFF06], and also considered as one approach to gain speed-up by simulation parallelization during the RTSIM project [SBFK10] (however, this was not based on FMI). OMSimulator now integrates both TLM and FMI into the same framework, enabling parallelization using TLM.

Difficulties arise if discrete-time models (e.g., control software) are included within a co-simulation setup (hybrid co-simulation). The latest FMI v2.0 standard was shown to be not fully satisfactory for hybrid co-simulation. Different proposals to amend the found deficiencies are discussed, e.g., [BBG+13, CLT+16, TCV+16, CLB+17].

Already at its early conception the FMI standard was also intended to be usable on real-time embedded systems [TH11]. Such FMUs typically have additional requirements (e.g., memory efficiency, real-time constraints, cross-compilation) compared to standard FMUs, but they can share the same interface which allows a smoothly integrated development process for cyber-physical systems. Despite that, it appears the practical use of FMUs on embedded systems remained limited (with notable exceptions where the embedded target system is rather a PC than a severely constrained microcontroller, e.g., [FWW+15]). This can be partly attributed to missing appropriate tooling support as well as on limitations in the standard with respect to typical requirements for more resource-constrained embedded systems, which has been investigated in [BNA+15]. Nevertheless, the interest in leveraging the standard for such applications remained active which is particularly evident by the recently started ITEA3 project EMPHYSIS10 (budget: 14 M€) which major goal is to develop an extension to the FMI standard with the working name FMI for embedded systems (eFMI) which addresses the aforementioned needs.

There is not yet a generally accepted solution to the problem of hybrid co-simulation of FMUs needed for many industrial real-time applications, and suitable methods need to be devised. Furthermore, those algorithms need to be adapted to support real-time and distributed simulation scenarios. Moreover, compilation and simulation methods need to be improved using parallelization to generate code which fulfills tighter real-time deadlines. This report describes an approach for co-simulation interoperability of discrete-time (real-time) control applications and physical plant models based on the OpenModelica environment and the FMI standard. This approach can also be used for non real-time applications.

2 FMI for Co-Simulation

The FMI v2.0 standard defines two interfaces [FMI14, p. 4]:

(a) FMI for Model Exchange (FMI-ME): The intention is that a modeling environment can generate C code of a dynamic system model that can be utilized by other modeling and

Simulation environments.

(b) **FMI for Co-Simulation (FMI-CS):** The intention is to provide an interface standard for coupling of simulation tools in a co-simulation environment.

The two interfaces share common parts and concepts, in particular:

- FMI C-application programming interface (API): All computations are evaluated by calling standardized C-functions.
- FMI Extensible Markup Language (XML) description schema: The schema describes the structure and content of an XML file (named `modelDescription.xml`) generated by the modeling environment which exports an FMU. This `modelDescription.xml` file contains the definition of all variables and other structural information of an FMU in a standardized form.
- The FMU is delivered as one zip file which contains the XML description file, the code that provides the C-API either in binary form (shared library, Dynamic Link Library (DLL)) or as source code, as well as potential additional resources like tables, model icon, or documentation.

Basically, FMI-ME differs from FMI-CS in that it requires that the importing tool provides a **numerical solver** for simulating the FMU. These solvers require vectors for states, derivatives and zero-crossing functions which are exposed by the FMI-ME API. In contrast, FMI-CS does not require the importing tool to provide numerical solvers. Instead, if the FMU requires solvers, they are embedded within the FMI-CS and the related information is not exposed by the FMI-CS API.

This work is concerned with **co-simulation** aspects, thus the following discussion is based on FMI-CS rather than FMI-ME.

### 2.1 Overview

A schematic view of an FMU is shown in Figure 2.

![Figure 2: Data flow between the environment and an FMU. Red arrows: Values provided to the FMU; Blue arrows: Values provided by the FMU.](image-url)

The FMI defines **setter** `fmi2SetXXX(...)` and **getter** `fmi2GetXXX(...)` functions for setting and getting values from an FMU where `XXX` denotes the data type and is either
Real, Integer, Boolean, or String. Initialization must be done within a dedicated initialization mode. After leaving the initialization mode, time is progressed within the FMU by calling the function fmi2DoStep(…) which has as one of its arguments the desired time step size.

For illustration consider the simple scenario in Figure 3 in which two FMUs are connected in a loop. In FMI-CS terminology these two FMUs are called slaves. Each FMU has one continuous real input and one continuous real output. Further, it is assumed that there is no algebraic dependency between input and output of each FMU. Note that OMSimulator can handle algebraic loops and will also use the dependencies inside the model description to detect false loops. However, the parallel execution algorithms do not support algebraic loops yet.

![Figure 3: Connection graph of the FMUs.](image)

The FMI specification provides a pseudo C-code example for the scenario from above (see [FMI14, Section 4.2.5]). The code demonstrates the most basic (simplest) master algorithm which after initialization simply periodically invokes the fmi2DoStep(…) function using a constant communication step size (without allowing repetition of any communication steps). For convenience this pseudo C-code example is reproduced in Listing 1.

Listing 1: Pseudo C-code example for a basic master algorithm (source: FMI v2.0 specification).

```c
1 //////////////////////////////////////////////////////////////
2 //Initialization sub-phase
3
4 //Set callback functions,
5 fmi2CallbackFunctions cbf;
6 cbf.logger = loggerFunction; //logger function
7 cbf.allocateMemory = calloc;
8 cbf.freeMemory = free;
9 cbf.stepFinished = NULL; //synchronous execution
10 cbf.componentEnvironment = NULL;
11
12 //Instantiate both slaves
13 fmi2Component c1 = c1_fmi2Instantiate("Tool1", fmi2CoSimulation,
14     GUID1, ",", fmi2False, fmi2False, &cbf, fmi2True);
15 fmi2Component c2 = c2_fmi2Instantiate("Tool2", fmi2CoSimulation,
16     GUID2, ",", fmi2False, fmi2False, &cbf, fmi2True);
17
18 if ((c1 == NULL) || (c2 == NULL)) return FAILURE;
```
// Start and stop time
startTime = 0;
stopTime = 10;

//communication step size
h = 0.01;

// set all variable start values (of "ScalarVariable / <type> / start")
c1_fmi2SetReal/Integer/Boolean/String(c1, ...);
c2_fmi2SetReal/Integer/Boolean/String(c2, ...);

//Initialize slaves
c1_fmi2SetupExperiment(c1, fmi2False, 0.0, startTime, fmi2True, stopTime);
c2_fmi2SetupExperiment(c1, fmi2False, 0.0, startTime, fmi2True, stopTime);
c1_fmi2EnterInitializationMode(c1);
c2_fmi2EnterInitializationMode(c2);

// set the input values at time = startTime

while ((tc < stopTime) && (status == fmi2OK)) {
  //retrieve outputs
  c1_fmi2GetReal(c1, ..., 1, &y1);
c2_fmi2GetReal(c2, ..., 1, &y2);
  //set inputs
  c1_fmi2SetReal(c1, ..., 1, &y2);
c2_fmi2SetReal(c2, ..., 1, &y1);

  //call slave c1 and check status
  status = c1_fmi2DoStep(c1, tc, h, fmi2True);
  switch (status) {
    case fmi2Discard:
      fmi2GetBooleanStatus(c1, fmi2Terminated, &boolVal);
      if (boolVal == fmi2True)
        printf("Slave c1 wants to terminate simulation.");
    case fmi2Error:
    case fmi2Fatal:
      terminateSimulation = true;
      break;
    }
    if (terminateSimulation)
Listing 1 should provide a rather intuitive grasp of how an FMI-CS based co-simulation works and thus provide enough background for moving to the formalization in the following section. Details about the used API functions and data structures can be found in the specification document.

2.2 Formalized Notation

The formalized notation in this section is based on the proposal by Broman et al. [BBG+13]. The formalization facilitates focusing on the principles of the FMI-CS by introducing a higher level of abstraction and a more succinct notation.

Table 1 defines a more succinct notation for FMI-CS. Notice that the doStep function extends the FMI-CS standard by allowing communication step sizes of $h, h' = 0$, while the standard requires $h, h' > 0$. This extension is part of the proposal described in [BBG+13] and allows updating the state of FMU instances without advancing physical time, enabling a superdense model of time (which is needed for supporting consecutive chains of events at the same continuous-time instant $t_i$).

3 Deterministic Composition of Hybrid Co-Simulations

A rollback master algorithm for deterministic composition of hybrid co-simulations was first described by Broman et al. [BBG+13, Algorithm 2]. The advantage of that algorithm is that it is rather simple and only requires minimal extensions to FMI-CS v2.0. The required extension is to allow communication time steps of value zero ($h \geq 0$) for enabling a superdense time model in which a consecutive chain of events can be handled without progressing the simulation time. Furthermore, the rollback strategy requires all participating FMUs to support state serialization which is an optional feature in FMI v2.0 (capability flag canGetAndSetFMUstate must be true). One disadvantage of that algorithm is that the rollback mechanism is computationally
expensive and exporting FMUs with the required rollback capability can be a difficult task (if even possible) for simulation tool vendors.

In order to mitigate the disadvantages of the basic rollback master algorithm, Broman et al. propose an extension \cite{BBG13}, which supports a more efficient execution scheme and allows to integrate (at most) one “legacy FMU” (i.e., an FMU without the extensions discussed above) into the co-simulation environment. However, this algorithm requires to extend the FMI-CS v2.0 API with an additional function to retrieve the maximum step size an FMU can accept, before doing the step. Follow-up research related to this publication proposes further improvements, e.g., by arguing for a superdense model of time using integers \cite{CLB17}.

The problem of hybrid co-simulation based on FMI-CS v2.0 was also investigated by Tavella et al. \cite{TCV16}, who proposed a different extension with a focus on computational performance and parallel execution of FMUs. Furthermore, there is ongoing work within the FMI group discussing improved support of hybrid systems for future versions of the FMI-CS standard.
The following sections will briefly present a basic rollback master algorithm based on [BBG+13, Algorithm 2].

### 3.1 Scheduling the Access to Input and Output Ports

The port variable dependencies for the system of connected FMUs is given by the set of I/O dependencies $D$ in combination with the port mapping $P$.

For illustration consider the simple connection graph from Figure 3 and assume that there is a direct dependency between $u_1$ and $y_1$, but not between $u_2$ and $y_2$, hence $D = \{(u_1,y_1)\}$ and $P = \{ (u_1 \rightarrow y_2), (u_2 \rightarrow y_1) \}$. Figure 4 depicts the resulting dependency graph from which the valid schedule for accessing the ports is given by its topological ordering. That ordering can be directly read from the pictorial view of this graph as the sequence $(y_2,u_1,y_1,u_2)$.

![Figure 4: Dependency graph for Figure 3 assuming $D = \{(u_1,y_1)\}$.](image)

**Definition 1 (Port Dependency Graph).** The port dependency graph $G = (V,E)$ is a directed graph, where the vertices $V$ are represented by the port variables $X$ and the edges $E$ are represented by (directed) variable dependencies $(v_1,v_2) \in X \times X$, meaning that $v_2$ is directly dependent on $v_1$. The set of all edges $E$ is then constructed by $E = D \cup \{(y,u) | u \in U \land P(u) = y\}$.

A topological ordering of $G$ is possible if and only if the graph has no directed cycles, that is, if it is a directed acyclic graph (DAG). In this case Algorithm 1 returns a valid ordered sequence $\bar{x}$ in which the port variables $X$ can be accessed (in general there exists more than one valid ordering).

**Algorithm 1 Order-Variables**

**Require:** Port dependency graph $G$ is a DAG

**Ensure:** Returns $\bar{x}$, which is an ordered sequence of valid variable accesses

1. $\bar{x} := \text{TOPOLOGICAL-SORT}(G)$ \hspace{1cm} // Algorithms are known for constructing a topological ordering of any DAG in linear time

As a final remark on the port dependency graph it should be noted that the graph used in the initialization phase may differ from the graph used during the simulation phase. The following discussion assumes a successful initialization phase and is only concerned with the simulation phase.

### 3.2 Rollback Master Algorithm

This section briefly presents the rollback master algorithm by Broman et al. [BBG+13, Algorithm 2].
The basic rollback master algorithm for deterministic composition of hybrid co-Simulations requires that the port dependency graph is acyclic (i.e., no support of algebraic loops between FMU instances). In this case Algorithm 1 yields an ordered sequence of port variables \( \bar{x} \), which is required as input to the MASTER-STEP function which is reproduced in Algorithm 2.

Algorithm 2 Master-Step

```plaintext
1: function MASTER-STEP(C, \( \bar{x} \), P, \( h_{\text{max}} \), s) ▷ C is the set of FMU instances, \( \bar{x} \) is an ordered sequence of valid variables accesses (from Algorithm 1), P is the port mapping, \( h_{\text{max}} \) the proposed time step, and s the current state of the FMUs
2:   for all \( u \in \bar{x} \) (in order) where \( u \in U \) do ▷ Set value for all input variables
3:     y := P(u)
4:     v := get_{c_u}(s_{c_u}, y)
5:     s_{c_u} := set_{c_u}(s_{c_u}, u, y)
6:     r := s ▷ Save the states of all FMUs to enable rollback
7:     h := h_{\text{max}} ▷ Set communication step size to an initial default value
8:   for all \( c \in C \) do ▷ Find \( h \) acceptable by all FMUs
9:       \( (s', h') := \text{doStep}_c(s_c, h_{\text{max}}) \)
10:      h := \text{min}(h, h')
11:     s_c := s'
12:     if \( h < h_{\text{max}} \) then ▷ roll back and perform step \( h \)
13:       for all \( c \in C \) do
14:         \( (s', h') := \text{doStep}_c(r_c, h) \)
15:     s_c := s'
16: return s, h ▷ s is the updated state of the FMUs, \( h \) is the actually achieved time step
```

Properties of Algorithm 2 like determinism or progress are explored in detail in [BBG+13].

4 Parallel simulation

There are many cases where simulation applications need to interact with their environment. Typical examples are Hardware-in-the-Loop (HIL), Human-in-the-Loop (HITL) or Software-in-the-Loop (SIL) simulators. In case of real-time this imposes real-time constraints on the simulation, meaning that the simulation always must meet its timing deadlines. Typically, inputs and outputs of a real-time simulation need to be processed at regular intervals. The time duration of such an interval is called the simulation frame time. The worst case computation time needs to be less than the simulation frame time. For FMI-CS the regular simulation frame can be straightforwardly mapped to executing the \text{doStep}(..) function using a constant communication step size. For non real-time applications these constraints are not necessary.

4.1 Overview

The goal of parallel (real-time) simulation is to leverage multiple CPU cores in order to improve simulation performance. Further performance gains may be achieved if the different FMUs are executed using different rates which fit their dynamic properties, hence, FMUs with slower dynamics at lower rates, and FMUs with faster dynamics at higher rates. This technique is termed multiframing or multi-rate integration. In previous work Thiele et al. have
investigated multi-rate and multi-method simulation within the clocked synchronous modeling framework provided by the Modelica language [TOM14]. The following paragraph reproduces typical execution schemes.

For real-time simulation the sequence in which the computation of fast and slow frames are interspersed is important. Ledin [Led01] describes three typical execution schemes. The timing diagram in Figure 5 shows that execution schemes by means of an example where the ratio of the slow and the fast step size, \( k \), is \( k = 3 \). The three schemes are described briefly below:

1. **Multiframing in a single task with no fast-frame real-time I/O.** The slow frame rate is treated as a “master” frame rate in which the slow frame is executed first, followed by a burst of the \( k \) fast frames. This scheme is only acceptable if the fast frames do not perform any real-time I/O.

2. **Multiframing in a single task with fast-frame real-time I/O.** The fast frames are executed at fixed intervals of \( h_f \) length. The computations needed in the slow frame are split into several subframes which are interspersed after the fast frame calculations. However, splitting the slow frame into several suitable subframes is rarely a simple thing to do. This is a serious drawback of this method.

3. **Multiframing in a multitasking environment with rate monotonic scheduling (RMS).** In this case the scheduler will give CPU access to the task with the higher priority (computation of fast frames) and interrupt the lower priority task (computation of slow frames) until the higher priority task has finished its computations. During the times in which the higher priority task is idle, the CPU access is given back to the lower priority task to resume its computations. No (manual) splitting into subframes is needed which is a huge advantage compared to the previous method.

![Figure 5: Three different multiframing schemes for real-time simulation.](image-url)

From the basic multiframing schemes, the third one, based on RMS, will be investigated closer.
in the context of FMI-CS.

It may be noteworthy that more complex schemes for targeting real-time multi-core systems exist which are rather closely related to Modelica’s clocked synchronous language extension. Adapting such a conceptual framework as advocated by Forget et al. [FBLP10] could allow for a very flexible and powerful composition of FMI-CS based real-time simulations. However, it would also add considerable complexities, possible requiring a dedicated architecture composition language. Therefore, such an extension is considered as out of the scope of this work.

4.2 Multi-Rate Master Algorithm

This section presents a single-thread multi-rate master algorithm. It introduces a concept of communication channels between input and output ports. Section 4.3 extends those algorithms to parallel versions. Table 2 extends the notation from Table 1 with notations for clocks and channels.

Table 2: Clock and communication channel notation (extends Table 1).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( h \in \mathbb{R}_{\geq 0} )</td>
<td>Time interval in seconds.</td>
</tr>
<tr>
<td>( h_c \in \mathbb{R}_{\geq 0} )</td>
<td>Time interval (communication step size) for FMU instance ( c ) in seconds.</td>
</tr>
<tr>
<td>( \mathbb{A} )</td>
<td>Set of (all possible) state valuations of a periodic clock. The periodicity of a clock is given by a time interval ( h ). A clock starts (first clock tick) at the begin of the simulation.</td>
</tr>
<tr>
<td>( \text{tick}_c : \mathbb{A} \rightarrow \mathbb{A} )</td>
<td>Progress clock ( a \in \mathbb{A} ) one tick from the current time instance ( t_i ) to the next time instant ( t_{i+1} = t_i + h ).</td>
</tr>
<tr>
<td>( \alpha_c \in \mathbb{A} )</td>
<td>Clock with interval ( h_c ) for FMU instance ( c ).</td>
</tr>
<tr>
<td>( \alpha_{\text{base}} \in \mathbb{A} )</td>
<td>The base clock of the model with interval ( h_{\text{base}} \in \mathbb{R}<em>{\geq 0} ). It is required that all clocks ( \alpha_c ) in a model are integer multiples of its base clock (i.e., ( h_c = k \cdot h</em>{\text{base}} ), ( k \in \mathbb{N} )).</td>
</tr>
<tr>
<td>( \alpha = \alpha_{\text{base}} \cup \bigcup_{c \in C} \alpha_c )</td>
<td>Current state valuation of all clocks in a model.</td>
</tr>
<tr>
<td>( _ = _ : \mathbb{A} \times \mathbb{A} \rightarrow \mathbb{B} )</td>
<td>The comparison operator “=” checks if two clocks synchronize, i.e., both clocks are active (tick) at this instant.</td>
</tr>
<tr>
<td>( \mathbb{Q} )</td>
<td>Set of all possible channel states.</td>
</tr>
<tr>
<td>( q \in \mathbb{Q} )</td>
<td>Current state of channels.</td>
</tr>
<tr>
<td>( q_u )</td>
<td>Denotes the current state of the channel between input ( u \in U ) and output ( y \in Y ) (notice that any input has exactly one corresponding output).</td>
</tr>
<tr>
<td>( M : Y \rightarrow \mathbb{Q} )</td>
<td>Channel mapping. Maps every output ( y \in Y ) to ( n ) connected communication channels ( q_{u_i}, i = 1, 2, \cdots n ).</td>
</tr>
<tr>
<td>( \text{write} : \mathbb{Q} \times U \times \mathbb{V} \rightarrow \mathbb{Q} )</td>
<td>Write value ( v \in \mathbb{V} ) to channel ( q_u ), ( u \in U ).</td>
</tr>
<tr>
<td>( \text{read} : \mathbb{Q} \times U \rightarrow \mathbb{Q} \times \mathbb{V} )</td>
<td>Reconstruct a value ( \tilde{v} \in \mathbb{V} ) from channel ( q_u ), ( u \in U ) from a number of ( m \geq 1 ) values that are stored in the channel (using extrapolation or interpolation techniques).</td>
</tr>
</tbody>
</table>

A channel is an object which holds data and provides functions for updating the channel and retrieving information. In particular, it may hold \( m \geq 1 \) values inserted by the \( \text{write}(...) \) function and use extrapolation or interpolation techniques for reconstructing a value \( \tilde{v}(t_i) \in \mathbb{V} \) at simulation time instant \( t_i \) as an approximation to the continuous-time simulation value \( v(t_i) \in \mathbb{V} \).
at that instant (the simulation value may not be available at the (real-time) communication instant when it is needed). Figure 6 illustrates that each channel $q_{ui}$ may hold several values and may use different reconstruction strategies (e.g., $q_{u1}$ returns the mean of its stored values, $q_{u2}$ only holds one value which it returns, $q_{u3}$ stores two values but only returns the second value).

![Diagram of communication channels](image)

Figure 6: Illustration of the communication channel concept. Each channel $q_{ui}$ may hold several values and may use different reconstruction strategies.

Algorithm 3 uses these new concepts. The concrete semantics depend on the semantics given to the communication channels.

**Algorithm 3 Multirate-Step**

1: function MULTIRATE-STEP($C, \bar{x}, s, \alpha, q, M$)  
   \[ C \] is the set of FMU instances, $\bar{x}$ is an ordered sequence of valid variables accesses (from Algorithm 1), $s$ the current state of the FMUs, $\alpha$ the current state of clocks, $q$ the current channel state, $M$ is the channel mapping.

2: for all $\{ x \in \bar{x} \mid \alpha_{cx} = \alpha_{base} \}$ do
3:   if $x \in Y$ then
4:     $v := \text{get}_{c_x}(s_{cx}, x)$
5:     for all $q_u \in M(x)$ do
6:       $q_u := \text{write}(q_u, v)$     \(\triangleright\) Write value for output $x$ to channel $q_u$
7:   else if $x \in U$ then
8:     $(q_x, v) := \text{read}(q_x)$     \(\triangleright\) Read value of output $y$ from channel
9:     $s_{cx} := \text{set}_{c_x}(s_{cx}, x, v)$
10:  for all $\{ c \in C \mid \alpha_c = \alpha_{base} \}$ do
11:    $h_{c} := \text{interval}(\alpha_c)$
12:    $(s_{c}, h'_{c}) := \text{doStep}_{c}(s_{c}, h_{c})$
13:    $\text{assert}(h'_{c} = h_{c})$
14:    $\alpha_{c} := \text{tick}(\alpha_{c})$
15:    $\alpha_{base} := \text{tick}(\alpha_{base})$
16:  return $s, \alpha, q$ \(\triangleright\) $s$ updated state of the FMUs, $\alpha$ updated clocks, $q$ updated channels

### 4.3 Parallel Multi-Rate Master Algorithm

In a next step Algorithm 3 and the communication channel concept from Section 4.2 will be extended for allowing parallel execution of the co-simulation.

First, an extension of the channel concept is needed.
Definition 2 (Channel). A channel $Q_u = (r, k, n, m_p, m_c, v)$ connects an output $y \in Y$ with an input $u \in U$. The set of all possible channel states is denoted by $Q$. There are three rate transition cases $r$ that are discriminated:

$$ r = \begin{cases} 
  \text{fastToSlow} & \text{The clock of output } y \text{ is faster than that of input } u, \\
  \text{slowToFast} & \text{The clock of output } y \text{ is slower than that of input } u, \\
  \text{same} & \text{The clocks of } y \text{ and } u \text{ run at the same rate.}
\end{cases} $$

Since any input $u$ is connected to exactly one output $y$ a channel instance $q_u$ can be uniquely identified by its connected input $u \in U$. The remaining elements in the tuple $Q_u$ are:

- $k \in \mathbb{N}$ is the activation ratio, defined as:
  $$ k = \frac{\Delta \alpha_{\text{slow}}}{\Delta \alpha_{\text{fast}}} $$
  where $\Delta \alpha_{\text{slow}}$ is the interval of the slow clock and $\Delta \alpha_{\text{fast}}$ is the interval of the fast clock.
  Only integer ratios are supported.

- $n \in \mathbb{N}_0$ A counter with the property $n \leq k$.

- $m_p \in \{\text{locked}, \text{unlocked}\}$ is a mutex supporting operations $\text{lock}(..)$ (locks the mutex, blocks if the mutex is not available) and $\text{unlock}(..)$ (unlocks the mutex).

- $m_c \in \{\text{locked}, \text{unlocked}\}$ is a mutex, same as above.

- $v \in \mathbb{V}^j$ storage place for $j$ values. For the algorithms described below $j = 1$.

Two functions, $\text{write}(..)$ and $\text{read}(..)$, need to be defined for interacting with channels. They are defined in Algorithm 4.

Algorithm 5 sets up the necessary channels before spawning one task for each FMU instance in line 14. The scheduler can use a rate monotonic scheduling (RMS) algorithm with the task priorities being picked, so that tasks with faster clocks have a higher priority. For avoiding priority inversion problems the RMS algorithm should further have support for priority inheritance. Notice that only integer ratios $k \in \mathbb{N}$ between fast and slow clocked FMUs are supported.

Finally, Algorithm 6 describes the periodic task which is executed for each FMU instance. Line 15 denotes the synchronization with the real-time clock.

4.4 Implementation

Three master algorithm variants of the communication channel based approach to parallel multi-rate co-simulation have been implemented as an experimental extension to the OMSimulator\textsuperscript{11} tool. The OMSimulator is an FMI-based co-simulation environment developed by OpenCPS partners: LiU and SICSEast under the umbrella of the OpenModelica project and the Open Source Modelica Consortium (OSMC).

OMSimulator is internally implemented in C++ and exposes a pure C API which facilitates developing high-level interfaces to popular scripting languages. At present there are interfaces to the Lua and the Python scripting languages.

The master algorithm can be set by calls to the function $\text{oms2_setMasterAlgorithm}(..)$. The implemented channel based master algorithm variants are

\textsuperscript{11}OMSimulator Github repository, https://github.com/OpenModelica/OMSimulator.
• **pmrchannelm**: This variant uses mutexes for synchronization. It is an implementation of the algorithm outlined in Section 4.3.

• **pmrchannela**: This variant uses atomic variables for synchronization. The algorithm is described in Appendix A.

• **pmrchannelcv**: A variant which uses C++ condition variables for synchronization. The algorithm is not described in this document.

The implementation is still experimental and the API is likely to change.

First experiments have been made using a basic dual-mass oscillator example model which was split into two FMUs. For that example a significant speed-up (~1.5x, see table 3) could be observed for the **pmrchannela** variant, but not for the **pmrchannelm** and **pmrchannelcv** variant. It is expected that the observed speed-up will depend strongly on the ratio of the computational effort within an FMU and the communication/synchronization overhead introduced due to the parallelization. Therefore, suitable benchmark models need to be developed in future work in order to gain meaningful insight about potential performance gains for practically relevant use-cases.

<table>
<thead>
<tr>
<th>Runs</th>
<th>standard (s)</th>
<th>pmrchannela (s)</th>
<th>pmrchannelcv (s)</th>
<th>pmrchannelm (s)</th>
<th>pctpl (s)</th>
</tr>
</thead>
</table>

Table 3: Benchmark of parallel execution for test DualMassOscillatorEq_cs_oms2.lua, stop-time at 5s. Computer: Intel(R) Core(TM) i7-4702MQ CPU at 2.20GHz (4 cores), 16Gb RAM, Ubuntu 16.04 LTS.

### 5 Conclusion

This report describes several master algorithms for co-simulation based on the FMI standard. In particular it presents a channel based communication concept for realizing algorithms that support parallel and/or multi-rate co-simulation schemes. It further discusses constraints under which real-time co-simulation can be supported by the presented master algorithms. Several variants of the channel based master algorithm have been implemented in C++11 as an experimental feature of the OMSimulator tool. They differ in the technical solution which was used for synchronizing the communication: Mutexes, atomic variables, or condition variables. First experiments with a basic dual-mass oscillator example model which was split into two FMUs only showed performance speed-up for the variant using atomic variables. However, more thorough experiments with realistic real-world models need to be conducted in future work to gain meaningful insight about potential performance gains. This work will be part of the 4-months limited project extension.
Algorithm 4 Write and read

1: function WRITE(q, v) ▷ q ∈ \(Q\) is a channel instance, v ∈ \(V\) a value
2: \(q_m_p := \text{lock}(q_m_p)\)
3: if \(q_r = \text{fastToSlow}\) then
4: \(q_v := v\)
5: \(q_n := q_n + 1\)
6: if \(q_n = q_k\) then
7: \(q_m_c := \text{unlock}(q_m_c)\)
8: else
9: \(q_m_p := \text{unlock}(q_m_p)\)
10: else if \(q_r = \text{slowToFast}\) then
11: \(q_v := v\)
12: \(q_n := 0\)
13: \(q_m_c := \text{unlock}(q_m_c)\)
14: else
15: \(q_v := v\)
16: \(q_m_c := \text{unlock}(q_m_c)\)
17: return q
18: function READ(q) ▷ q ∈ \(Q\) is a channel instance
19: \(q_m_c := \text{lock}(q_m_c)\)
20: if \(q_r = \text{fastToSlow}\) then
21: \(v := q_v\)
22: \(q_n := 0\)
23: \(q_m_p := \text{unlock}(q_m_p)\)
24: else if \(q_r = \text{slowToFast}\) then
25: \(v := q_v\)
26: \(q_n := q_n + 1\)
27: if \(q_n = q_k\) then
28: \(q_m_p := \text{unlock}(q_m_p)\)
29: else
30: \(q_m_c := \text{unlock}(q_m_c)\)
31: else
32: \(v := q_v\)
33: \(q_m_p := \text{unlock}(q_m_p)\)
34: return q, v
Algorithm 5 Spawn-Tasks

Require: Global model initialization done.
Require: All FMU instances have a task priority $s_{cp}$ for RMS assigned, faster clocks have a higher priority

1: function SPAWN-TASKS($C, \bar{x}, P, s, \alpha, q$)
2:   for all $u \in \bar{x}$ (in order) where $u \in U$ do
3:     $y := P(u)$
4:     if $\frac{\Delta \alpha_y}{\Delta \alpha_u} < 1$ then
5:       $r := \text{fastToSlow}$
6:       $k := \frac{\Delta \alpha_y}{\Delta \alpha_u}$
7:     else if $\frac{\Delta \alpha_y}{\Delta \alpha_u} > 1$ then
8:       $r := \text{slowToFast}$
9:       $k := \frac{\Delta \alpha_y}{\Delta \alpha_u}$
10:    else
11:       $r := \text{same}$
12:       $k := 1$
13:    assert($k \in \mathbb{N}$)
14:    $q_u = (r, k, 0, unlocked, locked, u_{initial})$ ▷ $u_{initial}$ is the value from the initialization
15:   for all $c \in C$ do
16:     spawn(TASK-INSTANCE$_{sc_p} (c, \bar{x}, P, s_c, \alpha_c, q, M)$) ▷ Spawn task with RMS priority $s_{cp}$ for real-time task scheduling

Algorithm 6 Task-Instance

1: function TASK-INSTANCE($c, \bar{x}, P, s_c, \alpha_c, q, M$) ▷ $c$ is the FMU instance identifier, $\bar{x}$ is an ordered sequence of valid variables accesses (from Algorithm 1), $P$ is the port mapping, $s_c$ the current state of the FMU, $\alpha_c$ the current state of the clock, $q$ the current state of communication buffers, $M$ is the buffer mapping.
2:   loop
3:     for all $\{x \in \bar{x} \mid x \in X_c\}$ do
4:       if $x \in Y$ then
5:         $v := \text{get}_{c_x}(s_{c_x}, x)$
6:         for all $q_{ux} \in M(x)$ do
7:           $q_{ux} := \text{WRITE}(q_{ux}, v)$ ▷ Potentially blocking
8:       else if $x \in U$ then
9:         $(q_{x}, v) := \text{READ}(q_{x})$ ▷ Potentially blocking
10:        $s_{cx} := \text{set}_{cx}(s_{cx}, x, v)$
11:     $h_c = \text{interval}(\alpha_c)$
12:     $(s_c, h'_c) := \text{doStep}_{c}(s_c, h_c)$
13:     assert($h'_c = h_c$)
14:     $\alpha_c := \text{tick}(\alpha_c)$ ▷ Progress clock for instance $c$
15:     wait($\alpha_c = rtclk$) ▷ Synchronize clock for instance $c$ with real-time
A  Parallel Multi-Rate Master Algorithm using Atomic Operations

This sections presents an alternative multi-rate master algorithm which uses atomic operations instead of the mutex based approach from Section 4.3. First performance tests comparing the mutex based implementation with the atomic operations based implementation suggest a significantly better performance for the atomic operations based approach. However, the mutex based approach allows to avoid priority inversion problems by using a standard RMS algorithm with priority inheritance support which is important in a multi-rate real-time context (the “fast frames” need to be executed with a higher priority as the “slow frames” and if a “slow” task blocks a resource needed by a “fast” task, the priority of the “slow” task needs to be raised, see also Section 4.1). Hence, the decision to present the mutex based algorithm more prominently in the main part of the document.

In case all FMUs are executed with the same rate the priority inversion problem does not exist and the performance of the atomic operations based algorithm is likely to be better. The channel definition from Definition 2 (page 17) needs to be slightly adapted.

**Definition 3 (AtomicOpsChannel).** A channel \( Q_u = (r, k, n, p, v) \) connects an output \( y \in Y \) with an input \( u \in U \). The set of all possible channel states is denoted by \( Q \). There are three rate transition cases \( r \) that are discriminated:

\[
 r = \begin{cases} 
  \text{fastToSlow} & \text{The clock of output } y \text{ is faster than that of input } u, \\
  \text{slowToFast} & \text{The clock of output } y \text{ is slower than that of input } u, \\
  \text{same} & \text{The clocks of } y \text{ and } u \text{ run at the same rate.}
\end{cases}
\]

Since any input \( u \) is connected to exactly one output \( y \) a channel instance \( q_u \) can be uniquely identified by its connected input \( u \in U \). The remaining elements in the tuple \( Q_u \) are:

- \( k \in \mathbb{N} \) is the activation ratio, defined as
  \[
  k = \frac{\Delta \alpha_{\text{slow}}}{\Delta \alpha_{\text{fast}}}
  \]
  where \( \Delta \alpha_{\text{slow}} \) is the interval of the slow clock and \( \Delta \alpha_{\text{fast}} \) is the interval of the fast clock.
  Only integer ratios are supported.

- \( n \in \mathbb{N}_0 \) A counter with the property \( n \leq k \).

- \( p \in \mathbb{B} \) is a flag (\( \mathbb{B} = \{\text{false, true}\} \)). It is an atomic object, meaning that if one task writes to it while another task reads from it, the behavior is well-defined.

- \( v \in \mathbb{V}^j \) storage place for \( j \) values. For the algorithms described below \( j = 1 \).

Two functions, \( \text{write}(..) \) and \( \text{read}(..) \), need to be defined for interacting with channels. These functions provide semantic variation points, since different definitions of these functions allow different communication semantics.

Algorithm 7 provides basic definitions for the functions \( \text{write}(..) \) and \( \text{read}(..) \) in which \( v \in \mathbb{V} \).

These definitions are sufficient for the parallel multi-rate master algorithm developed in this section.

Algorithm 8 sets up the necessary channels before spawning one task for each FMU instance in line 14. Notice that the third argument “\( k - 1 \)” is only relevant if \( r = \text{fastToSlow} \), where it
Algorithm 7 Write and read (atomic operations variant)

1: function WRITE(q,v) ∶ q ∈ Qₜ is a channel instance, v ∈ V a value
2: while qₚ do ∶ Busy-waiting while qₚ = true
3: yield() ∶ Hint to the scheduler to allow other threads to run
4: if qᵣ = fastToSlow then
5: qᵥ := v
6: qₙ := qₙ + 1
7: qₚ := qₙ = qₖ
8: else if qᵣ = slowToFast then
9: qᵥ := v
10: qₙ := 0
11: qₚ := true
12: else
13: qᵥ := v
14: qₚ := true
15: return q

16: function READ(q) ∶ q ∈ Qₜ is channel instance
17: while ¬qₚ do ∶ Busy-waiting while qₚ = false
18: yield() ∶ Hint to the scheduler to allow other threads to run
19: if qᵣ = fastToSlow then
20: v := qᵥ
21: qₙ := 0
22: qₚ := false
23: else if qᵣ = slowToFast then
24: v := qᵥ
25: qₙ := qₙ + 1
26: qₚ := ¬(qₙ = qₖ)
27: else
28: v := qᵥ
29: qₚ := false
30: return q,v

ensures that flag p = true after the first write. Notice that only integer ratios k ∈ N between fast and slow clocked FMUs are supported.

Finally, Algorithm 9 describes the periodic task which is executed for each FMU instance. Line 15 denotes the synchronization with the real-time clock.
Algorithm 8 Spawn-Tasks (atomic operations variant)

Require: Global model initialization done.

1: function SPAWN-TASKS(C, \(\bar{x}\), P, s, \(\alpha\), q)
2:    for all \(u \in \bar{x}\) (in order) where \(u \in U\) do
3:        \(y := P(u)\)
4:        if \(\frac{\Delta \alpha_u}{\Delta \alpha_y} < 1\) then
5:            \(r := \text{fastToSlow}\)
6:            \(k := \frac{\Delta \alpha_y}{\Delta \alpha_u}\)
7:        else if \(\frac{\Delta \alpha_y}{\Delta \alpha_u} > 1\) then
8:            \(r := \text{slowToFast}\)
9:            \(k := \frac{\Delta \alpha_u}{\Delta \alpha_y}\)
10:       else
11:           \(r := \text{same}\)
12:           \(k := 1\)
13:          assert(\(k \in \mathbb{N}\))
14:          \(q_u := (r, k, k - 1, \text{false}, u_{\text{initial}})\) \(\triangleright \ u_{\text{initial}}\) is the value from the initialization
15:    for all \(c \in C\) do
16:        spawn(TASK-INSTANCE\(s_{cp}\)(c, \(\bar{x}\), P, \(s_{cp}\), \(\alpha_{cp}\), q, M)) \(\triangleright \) Spawn task with RMS priority \(s_{cp}\) for real-time task scheduling

Algorithm 9 Parallel-Instance (atomic operations variant)

1: function PARALLEL-INSTANCE(c, \(\bar{x}\), P, \(s_{c}\), \(\alpha_{c}\), q, M) \(\triangleright \ c\) FMU instance identifier, \(\bar{x}\) is an ordered sequence of valid variables accesses (from Algorithm 1), P is the port mapping, \(s_{c}\) the current state of the FMU, \(\alpha_{c}\) the current state of the clock, q the current state of communication buffers, M is the buffer mapping.
2:    loop
3:        for all \(\{x \in \bar{x} \mid x \in X_{c}\}\) do
4:            if \(x \in Y\) then
5:                \(v := \text{get}_{c}(s_{c}, x)\)
6:                for all \(q_{u} \in M(x)\) do
7:                    \(q_{u} := \text{write}(q_{u}, v)\) \(\triangleright \) Potentially blocking
8:            else if \(x \in U\) then
9:                \((q_{x}, v) := \text{read}(q_{x})\) \(\triangleright \) Potentially blocking
10:               \(s_{c} := \text{set}_{c}(s_{c}, x, v)\)
11:        \(h_{c} := \text{interval}(\alpha_{c})\)
12:        \((s_{c}, h'_{c}) := \text{doStep}_{c}(s_{c}, h_{c})\)
13:        assert(h'_{c} = h_{c})
14:        \(\alpha_{c} := \text{tick}(\alpha_{c})\) \(\triangleright \) Progress clock for instance \(c\)
15:        wait(\(\alpha_{c} = rtclk\)) \(\triangleright \) Synchronize clock for instance \(c\) with real-time
References


[SBFK10] Martin Sjölund, Robert Braun, Peter Fritzson, and Petter Krus. Towards efficient distributed simulation in modelica using transmission line modeling. In 3rd In-
international Workshop on Equation-Based Object-Oriented Languages and Tools., Oslo, Norway, October 2010. URL: http://www.ep.liu.se/ecp/047/.


